

NEW RESONANT CIRCUIT FOR ZERO VOLTAGE SWITCHING AT THE POWER CONVERTERS

Dimitrie Alexa, Dorin Neacșu, Constantin Poșa and Eugen Coca
Technical University Iași, Faculty of Electronics and Telecommunications

Abstract

This paper presents a new resonant circuit meant to switch the solid state devices by ZVS at the power converters. This resonant circuit is characterized by a low clamping ratio K (between 1.15 and 1.20) and a small total duration of its operation.

1. Introduction

During the last years, important research efforts have been performed to elaborate converters with resonant circuits in which the solid state devices is performed at zero voltage (ZVS) or zero current (ZCS).

A power converter with resonant circuit acting according to this principle has the following advantages.

- the devices switching losses at both turning off/on vanish, offering the converter a high efficiency.
- the electromagnetic interference (EMI) problems are less severe since the resonance pulses have dv/dt smaller than for a hard switched converter.
- the converter can be operated without snubbers at the solid state devices.

The version presented in fig. 1a represents a resonant circuit with constant voltage applied across the clamp capacitor. This is with non-permanent operation and is characterized by a small clamping ratio ($K=1.15 - 1.20$). In the following we shall present its operating principle and its main characteristics.

2. The operating principle of the resonant circuit with constant voltage applied on the clamp capacitor

The operation of the resonant circuit with reduced clamping ratio and constant voltage across the clamp capacitor, presented in fig. 1a, consists of 4 stages.

- First stage: the clamp capacitor discharging through the inductance L .

The discharge of the capacitor C_c , with a large capacity, on the inductance L is performed at constant voltage $(K - 1)V_d$ when the transistor T_c turns-on. Though the transistor T_1 turns-on at the same time with T_c , the voltage v_1 remains in the first stage equal to KV_d , since the voltage on C_c is practically kept constant. All along this stage it is supposed that the load current i_d is also constant, namely it equals I_d' . It is admitted that during the duration t_1 of this stage, the current through C_c increases from zero to I_{cmax} , and the current through L changes linearly from I_d' to $(I_d' - I_{cmax}) = -I_{L1} < 0$ (fig. 2.a).

$$(K-1) V_d = L \frac{I_{cmax}}{t_1} = L \frac{I_d' + I_{L1}}{t_1} \quad (1)$$

The voltage v_1 applied at the output in the first stage keeps constant, namely $v_1 = KV_d$, and the value I_d' can be positive, zero or negative.

- Second stage: the discharge of the capacitor C_c .

In this stage the transistor T_1 remains in conduction, and T_c turns-off. At the output one applies the voltage $v_1 = v_1$ which decreases from KV_d to zero. The current i_L through the inductance L , and the voltage v_1 given by the relations:




Fig. 1




Fig. 2

$$i_L = -(K-1) V_d \sqrt{\frac{C_r}{L}} \sin \omega_o (t-t_1) - I_{cmax} \cos \omega_o (t-t_1) + I_d \quad (2)$$

$$v_r = (K-1) V_d \cos \omega_o (t-t_1) - I_{cmax} \sqrt{\frac{L}{C_r}} \sin \omega_o (t-t_1) + V_d \quad (3)$$

where the resonant pulsation ω_o is given by:

$$\omega_o = \frac{1}{\sqrt{LC_r}} \quad (4)$$

The second stage has a duration $(t_2 - t_1)$ and at its end the voltage on the capacitor C_r vanishes. After simple calculations the value I_{L2} of the current passing through L at the end of the second stage results:

$$I_{L2} = I_d - \sqrt{I_{cmax}^2 - K(2-K) \frac{C_r}{L} V_d^2} \quad (5)$$

and the duration $(t_2 - t_1)$ is obtained from the relation:

$$\cos \omega_o (t_2 - t_1) = \frac{-1 + (\omega_o t_1) \sqrt{(K-1)^2 (\omega_o t_1)^2 - K(2-K)}}{(K-1) [(\omega_o t_1)^2 + 1]} \quad (6)$$

By annulling the voltage on the C_r element, zero voltage switching (ZVS) can be performed of the semiconductor devices (GTO, IGBT, a.s.o.) composing the power converter connected in parallel on the DC side. After performing these switchings, the current i_L changes its value from I_d to I_d^* , the last one being positive, zero or negative.

Third stage: keeping a zero voltage across the capacitor C_r as long as the current $(i_L - i^*)$ is negative.

This current flows through the power converter semiconductor devices. The duration of the third stage is $(t_3 - t_2)$.

If at the moment t_2 the difference $(I_{L2} - I_d^*)$ is positive, the switchings of the semiconductor devices can be performed, and the duration of the third stage is zero, according to Fig. 2.a (hence $t_2 = t_3$). For example, in the case of the inverter presented in Fig. 1.a, at the moment $t_2 = t_3$ the transistor T_2 can turn off and the transistor T_1 turns on. This can be labelled as the M_1 operating mode.

Yet, if during the short $(t_2 - t_1)$ time interval the transistors T_2 and T_1 remained turned on, the duration of the third stage no longer vanishes, even if the difference $(I_{L2} - I_d^*)$ is positive, and in this case an auxiliary energy charging of the inductance L from the capacitor C_r occurs. This auxiliary energy will be delivered to the capacitor at the end of the fourth stage. This operating mode can be labelled as M_2 mode and is indicated in Fig. 2.b.

Finally, if the difference $(I_{L2} - I_d^*)$ is negative, the current through L linearly increases up to the value $I_{L3} = I_d^*$ at the moment t_3 , when the semiconductor devices switchings can be performed. This last case is indicated in Fig. 2.c and is labelled as M_3 operating mode. The hatched areas that are practically triangles, represents in order: Q_1 - the electric charge lost by the capacitor C_r , and Q_2 - the electric charge received by this capacitor at the end of the fourth stage.

Fourth stage: charging the capacitor C_r after performing the switchings in the power converter and after the current $(i_L - I_d^*)$ becomes positive.

The fourth stage lasts a time $(t_4 - t_3)$, at the moment t_4 the voltages on the capacitor C_r reaching the value KV_d . In this case, the value of the current i_L between t_3 and t_4 is given by the relation:

and the voltage v_r is:

At the end of the fourth stage, the voltage v_r equals KV_d and therefore the current i_L reaches the value:

After this stage ends, the current through L decreases from the value I_{L4} to I_d^* , the energy contained in the L .

$$i_L = V_d \sqrt{\frac{C_r}{L}} \sin \omega_o (t - t_3) + I_{L3} \cos \omega_o (t - t_3) \quad (7)$$

$$v_r = V_d - V_d \cos \omega_o (t - t_3) + I_{L3} \sqrt{\frac{L}{C_r}} \sin \omega_o (t - t_3) \quad (8)$$

$$I_{L4} = \sqrt{I_{L3}^2 + K(2-K) \frac{C_r}{L} V_d^2} = \sqrt{I_{L3}^2 + I_{ca}^2} \quad (9)$$

element being delivered to the capacitor C_r .

From the relation (9), one can draw the conclusion that, if $I_{L3} > I_{ca}$, according to Figs. 2. a and b, then the energy received by element C_r at the end of fourth stage, from the inductance L will be larger than the energy delivered by C_r to L in the first stage (hence $Q_2 > Q_1$). While if $I_{L3} = I_{ca}$, according to Fig. 2 c, then the energy received by C_r at the end of the fourth stage from the element L will be smaller than the energy delivered by C_r to L during the first stage (hence $Q_2 < Q_1$).

In the steady operating regime of the power converter, the energy required by the capacitor C_r , practically vanishes (hence $i_r = 0$ in Fig. 1 a), if the M_2 and M_3 operating modes are used.

References

1. Divan, D.M.: The resonant dc link converter - a new concept in static power conversion. IEEE-IAS Annual Meeting Conf. Rec. (1986), 648 - 656.
2. Bose, B.K.: Power Electronics - A Technology Review. Proc. of the IEEE, vol 80 (1992), no. 8, 1303-1334.
3. Alexa, D., Neacșu, D.: PAM GTO inverter with quasi resonant dc link. Archiv fur Electrotechnik, vol. 77 (1994) 351 - 359.
4. Alexa, D.: Resonant circuit with constant voltage applied on the clamp capacitor for zero voltage switching at the power converters. Archiv fur Electrotechnik, vol. 78 (1995), no.3, 169 - 174.
5. Alexa, D.; Grădinaru, S.: Driving step by step motors with resonant circuits converters. PCIM' 94, Intelligent Motion, June 1994 Proc., 273 - 281.